

IN THE CLAIMS:

Please amend claims as follows:

- 1 6.(Amended) A mixer circuit for generating an IF output responsive to an RF input and a LO
- 2 drive source, comprising:
 - 3 a mixer core having a doubly balanced mixer including a first differentially coupled [npn]
 - 4 transistor pair and a second differentially coupled [npn] transistor pair, the mixer core coupled to
 - 5 receive a LO drive signal, the LO drive signal having a plurality of harmonics;
 - 6 a low noise RF input circuit coupled to the mixer core through a folded cascode circuit,
 - 7 the low noise RF input circuit coupled to receive an RF input signal, wherein the folded cascode
 - 8 circuit further isolates the RF input circuit from the LO drive signal and the plurality of
 - 9 harmonics.
- 1 7.(Amended) A mixer as in Claim 6 wherein the folded cascode circuit comprises:
 - 2 a first cascode transistor having an emitter terminal coupled to a second terminal of a
 - 3 first capacitor and to a first terminal of a third inductor, a collector terminal coupled to the
 - 4 second differentially coupled [npn] transistor pair and a base terminal,
 - 5 a second cascode transistor having a base terminal coupled to the base terminal of the first
 - 6 cascode transistor, an emitter terminal coupled to a first terminal of a second inductor and to an
 - 7 emitter terminal of a first [npn] transistor and a collector terminal coupled to the first
 - 8 differentially coupled [npn] transistor pair,
 - 9 a second capacitor, having a first terminal coupled to the emitter terminal of the second
 - 10 cascode transistor and a second terminal coupled to a second terminal of the first capacitor, the
 - 11 base terminal of the first cascode transistor and to the base terminal of the second cascode
 - 12 transistor,
 - 13 a third capacitor, having a first terminal coupled to the emitter terminal of the first
 - 14 cascode transistor and a second terminal coupled to the second terminal of the second capacitor,
 - 15 a second biasing resistor having a first terminal coupled to the first terminal of the second
 - 16 capacitor and a second terminal coupled to a second bias voltage.
- 1 8.(Amended) A mixer as in Claim 7, wherein the low noise RF input circuit further includes a RF
- 2 feedback circuit, the RF feedback circuit comprising:

3 a second [npn] transistor having a base terminal coupled to the supply potential,
4 an emitter terminal coupled to the collector terminal of the first input [npn] transistor and a
5 collector terminal coupled to the first terminal of the supply resistor and to the first terminal of
6 the first capacitor,

7 a feedback resistor, having a first terminal coupled to the base terminal of the first
8 input [npn] transistor and a second terminal,

9 a second capacitor, having a first terminal coupled to the second terminal of the
10 feedback resistor and a second terminal coupled to the first terminal of the supply resistor.

1 9.(Amended) A mixer as in Claim 7, wherein the mixer core further includes a tracking supply
2 circuit, the tracking supply circuit comprising:

3 a first diode-connected transistor having a cathode terminal coupled to the ground
4 potential and an anode terminal,

5 a second diode-connected transistor having a cathode terminal coupled to the
6 anode terminal of the first diode connected transistor and an anode terminal,

7 a third resistor having a first terminal coupled to the anode terminal of the second
8 diode connected transistor and a second terminal,

9 a first current supply having a first terminal coupled to the second terminal of the
10 third resistor and a second terminal coupled to the supply potential,

11 a loop amplifier having a first terminal coupled to the second terminal of the third
12 resistor and to the first terminal of the first current supply, a second terminal coupled to the
13 supply potential, a third terminal coupled to the ground potential and a fourth terminal,

14 a fourth resistor having a first terminal coupled to the fourth terminal of the loop
15 amplifier and a second terminal,

16 a second [npn] transistor having a collector terminal coupled to the second
17 terminal of the fourth resistor, a base terminal coupled to receive a first LO drive signal and
18 emitter terminal,

19 a third [npn] transistor having a base terminal coupled to receive a second LO
20 drive signal, an emitter terminal coupled to the emitter terminal of the second [npn] transistor
21 and a collector terminal,

22 a fifth resistor having a first terminal coupled to the fourth terminal of the loop
23 amplifier and a second terminal coupled to the collector terminal of the third [npn] transistor

24 a second current supply having a first terminal coupled to the emitter terminal of
25 the second [npn] transistor and to the emitter terminal of the third [npn] transistor and a second
26 terminal coupled to the ground potential,

27 a first common collector amplifier having a base terminal coupled to the second
28 terminal of the fifth resistor and to the collector terminal of the third [npn] transistor, a collector
29 terminal coupled to the fourth terminal of the loop amplifier, and an emitter terminal coupled to a
30 first mixer core LO input,

31 a third current supply having a first terminal coupled to the emitter terminal of the
32 first common collector amplifier and a second terminal coupled to the ground potential,

33 a second common collector amplifier having a base terminal coupled to the
34 second terminal of the fourth resistor and to the collector terminal of the second [npn] transistor,
35 a collector terminal coupled to the fourth terminal of the loop amplifier and an emitter terminal
36 coupled to a second mixer core LO input,

37 a fourth current supply having a first terminal coupled to the emitter terminal of
38 the second common collector amplifier and a second terminal coupled to the ground potential.

1 10.(Amended) A mixer as in Claim 7, wherein the low noise RF input circuit further includes a
2 tracking mixer bias current circuit coupled to the second bias input terminal, the tracking mixer
3 bias current circuit comprising:

4 a third resistor having a first terminal coupled to the supply potential and a second
5 terminal,

6 a first diode connected transistor having a anode terminal coupled to the second terminal
7 of the third resistor and a cathode terminal,

8 a second [npn] transistor having a collector terminal coupled to the cathode terminal of
9 the first diode connected transistor, an emitter terminal coupled to the ground potential and a
10 base terminal,

11 a loop amplifier having a first terminal coupled to the emitter terminal of the first diode
12 connected transistor and to the collector terminal of the second [npn] transistor, a second
13 terminal coupled to the second bias voltage and a third terminal,

14 a fourth resistor having a first terminal coupled to the base terminal of the second [npn]
15 transistor and a second terminal coupled to the second terminal of the loop amplifier and to the
16 second bias voltage,

17 a bandgap voltage supply having a first terminal coupled to the ground potential and a
18 second terminal coupled to the third terminal of the loop amplifier.

1 11.(Amended) A mixer circuit as in Claim 6, wherein the mixer core further includes a tracking
2 supply circuit, the tracking supply circuit comprising:

3 a first diode-connected transistor having a cathode terminal coupled to the ground
4 potential and an anode terminal,

5 a second diode-connected transistor having a cathode terminal coupled to the
6 anode terminal of the first diode connected transistor and an anode terminal,

7 a third resistor having a first terminal coupled to the anode terminal of the second
8 diode connected transistor and a second terminal,

9 a first current supply having a first terminal coupled to the second terminal of the
10 third resistor and a second terminal coupled to the supply potential,

11 a loop amplifier having a first terminal coupled to the second terminal of the third
12 resistor and to the first terminal of the first current supply, a second terminal coupled to the
13 supply potential, a third terminal coupled to the ground potential and a fourth terminal,

14 a fourth resistor having a first terminal coupled to the fourth terminal of the loop
15 amplifier and a second terminal,

16 a second [npn] transistor having a collector terminal coupled to the second
17 terminal of the fourth resistor, a base terminal coupled to receive a first LO drive signal and
18 emitter terminal,

19 a third [npn] transistor having a base terminal coupled to receive a second LO
20 drive signal, an emitter terminal coupled to the emitter terminal of the second [npn] transistor
21 and a collector terminal,

22 a fifth resistor having a first terminal coupled to the fourth terminal of the loop
23 amplifier and a second terminal coupled to the collector terminal of the third [npn] transistor

24 a second current supply having a first terminal coupled to the emitter terminal of
25 the second [npn] transistor and to the emitter terminal of the third [npn] transistor and a second
26 terminal coupled to the ground potential,

27 a first common collector amplifier having a base terminal coupled to the second
28 terminal of the fifth resistor and to the collector terminal of the third [npn] transistor, a collector
29 terminal coupled to the fourth terminal of the loop amplifier, and an emitter terminal coupled to a
30 first mixer core LO input,

31 a third current supply having a first terminal coupled to the emitter terminal of the
32 first common collector amplifier and a second terminal coupled to the ground potential,
33 a second common collector amplifier having a base terminal coupled to the
34 second terminal of the fourth resistor and to the collector terminal of the second [npn] transistor,
35 a collector terminal coupled to the fourth terminal of the loop amplifier and an emitter terminal
36 coupled to a second mixer core LO input,
37 a fourth current supply having a first terminal coupled to the emitter terminal of
38 the second common collector amplifier and a second terminal coupled to the ground potential.

1 12.(Amended) A mixer circuit as in Claim 6, wherein the low noise RF input circuit further
2 includes a RF feedback circuit coupled to the RF input circuit, the RF feedback circuit
3 comprising:
4 a second [npn] transistor having a base terminal coupled to the supply potential,
5 an emitter terminal coupled to the collector terminal of the first input [npn] transistor and a
6 collector terminal coupled to the first terminal of the supply resistor and to the first terminal of
7 the first capacitor,
8 a feedback resistor, having a first terminal coupled to the base terminal of the first
9 input [npn] transistor and a second terminal,
10 a second capacitor, having a first terminal coupled to the second terminal of the
11 feedback resistor and a second terminal coupled to the first terminal of the supply resistor.

1 13.(Amended) A quadrature mixer circuit for generating a quadrature IF output responsive to an
2 RF input and a quadrature pair of LO drive signals, comprising:
3 a mixer core having a first doubly balanced mixer including a first differentially
4 coupled [npn] transistor pair and a second differentially coupled [npn] transistor pair and a
5 second doubly balanced mixer including a third differentially coupled [npn] transistor pair and a
6 fourth differentially coupled [npn] transistor pair;
7 an RF input circuit coupled to the mixer core, the RF input circuit comprising:
8 an input inductor having a first terminal coupled to receive an RF input signal and
9 a second terminal;
10 a biasing resistor having a first terminal coupled to the second terminal of the
11 input inductor and a second terminal coupled to a first bias voltage;

12 a first input [npn] transistor having a base terminal coupled to the second
13 terminal of the input inductor, an emitter terminal, and a collector terminal;
14 a second inductor having a first terminal coupled to the emitter of the first [npn]
15 transistor and to the first differentially coupled [npn] transistor pair and to the third differentially
16 coupled [npn] transistor pair, the second inductor also having a second terminal coupled to a
17 ground potential;
18 a supply resistor having a first terminal coupled to the collector of the first
19 transistor and a second terminal coupled to a supply potential;
20 a first capacitor having a first terminal also coupled to the collector of the first
21 transistor and a second terminal coupled to the second differentially coupled [npn] transistor pair
22 and to the fourth differentially coupled [npn] transistor pair; and
23 a third inductor having a first terminal coupled to the second terminal of the first
24 capacitor and a second terminal coupled to the ground potential.

1 14.(Amended) A quadrature mixer circuit for generating a quadrature IF output responsive to an
2 RF input and a quadrature pair of LO drive signals, comprising:
3 a mixer core having a first doubly balanced mixer including a first differentially coupled
4 [npn] transistor pair and a second differentially coupled [npn] transistor pair and having a second
5 doubly balanced mixer including a third differentially coupled [npn] transistor pair and a fourth
6 differentially coupled [npn] transistor pair; the mixer core coupled to receive a quadrature LO
7 drive signal, the quadrature LO drive signal having a plurality of harmonics;
8 a low noise RF input circuit coupled to the mixer core through a folded cascode circuit,
9 the low noise RF input circuit coupled to receive an RF input signal, wherein the folded cascode
10 circuit further isolates the RF input circuit from the quadrature LO drive signal and the plurality
11 of harmonics,
12 a first cascode capacitor, a first terminal of the first cascode capacitor coupled to the
13 emitter terminal of a first cascode transistor and a second node of the first cascode capacitor
14 coupled to the base terminals of the first cascode transistor and a second cascode transistor,
15 a second cascode capacitor, a first terminal of the second cascode capacitor coupled to the
16 base terminals of the first cascode transistor and the second cascode transistor and the second
17 node of the second cascode capacitor coupled to the emitter terminal of the second cascode
18 transistor.

1 15.(Amended) A quadrature mixer as in Claim 14 wherein the cascode circuit comprises:
2 a first cascode transistor having an emitter terminal coupled to the second terminal of the
3 first capacitor and to the first terminal of the third inductor, a collector terminal coupled to the
4 second differentially coupled [npn] transistor pair and a base terminal,
5 a second cascode transistor having a base terminal coupled to the base terminal of the first
6 cascode transistor, an emitter terminal coupled to the first terminal of the second inductor and to
7 the emitter terminal of the first [npn] transistor and a collector terminal coupled to the first
8 differentially coupled [npn] transistor pair,
9 a second capacitor, having a first terminal coupled to the collector terminal of the first
10 cascode transistor and a second terminal coupled to the base terminal of the first cascode
11 transistor and to the base terminal of the second cascode transistor,
12 a third capacitor, having a first terminal coupled to the emitter terminal of the second
13 cascode transistor and a second terminal coupled to the second terminal of the second capacitor
14 and to the base terminal of the first cascode transistor and to the base terminal of the first cascode
15 transistor,
16 a second biasing resistor having a first terminal coupled to the second terminal of the
17 second capacitor and the first terminal of the third capacitor and a second terminal coupled to a
18 second bias voltage,
19 a third biasing resistor having a first terminal coupled to the second bias voltage and to
20 the second terminal of the second biasing resistor and having a second terminal,
21 a third cascode transistor having a collector terminal coupled to the fourth differentially
22 coupled [npn] transistor pair, an emitter terminal coupled to the second terminal of the third
23 inductor and to the emitter terminal of the first cascode transistor, and a base terminal,
24 a fourth cascode transistor having a base terminal coupled to the base terminal of the third
25 cascode transistor, a collector terminal coupled the third differentially coupled [npn] transistor
26 pair and an emitter terminal coupled to the emitter terminal of the second cascode transistor and
27 to the second terminal of the second inductor,
28 a fourth capacitor having a first terminal coupled to the emitter terminal of the third
29 cascode transistor and a second terminal coupled to the base terminal of the third and fourth
30 cascode transistors,
31 a fifth capacitor having a first terminal coupled to the second terminal of the fourth
32 capacitor and to the base terminals of the third and fourth cascode transistors and a second
33 terminal coupled to the emitter terminal of the fourth cascode transistor.

1 16.(Amended) A quadrature mixer as in Claim 15 wherein the low noise RF input circuit further
2 includes a RF feedback circuit, the RF feedback circuit comprising:

3 a second [npn] transistor having a base terminal coupled to the supply
4 potential, an emitter terminal coupled to the collector terminal of the first input [npn] transistor
5 and a collector terminal coupled to the first terminal of the supply resistor and to the first
6 terminal of the first capacitor,

7 a feedback resistor, having a first terminal coupled to the base terminal of
8 the first input [npn] transistor and a second terminal,

9 a sixth capacitor, having a first terminal coupled to the second terminal of
10 the feedback resistor and a second terminal coupled to the first terminal of the supply resistor.

1 18.(Amended) A mixer circuit as in Claim 17, wherein the first tracking supply comprises:

- 2 a. a first diode-connected transistor having a cathode terminal coupled to the ground
3 potential and an anode terminal;
- 4 b. a second diode-connected transistor having a cathode terminal coupled to the
5 anode terminal of the first diode connected transistor and an anode terminal,
- 6 c. a third resistor having a first terminal coupled to the anode terminal of the second
7 diode connected transistor and a second terminal;
- 8 d. a first current supply having a first terminal coupled to the second terminal of the
9 third resistor and a second terminal coupled to the supply potential;
- 10 e. a loop amplifier having a first terminal coupled to the second terminal of the third
11 resistor and to the first terminal of the first current supply, a second terminal
12 coupled to the supply potential, a third terminal coupled to the ground potential
13 and a fourth terminal;
- 14 f. a fourth resistor having a first terminal coupled to the fourth terminal of the loop
15 amplifier and a second terminal;
- 16 g. a second [npn] transistor having a collector terminal coupled to the second
17 terminal of the fourth resistor, a base terminal coupled to receive a first LO drive
18 signal and emitter terminal;
- 19 h. a third [npn] transistor having a base terminal coupled to receive a second LO
20 drive signal, an emitter terminal coupled to the emitter terminal of the second
21 [npn] transistor and a collector terminal;

- 22 i. a fifth resistor having a first terminal coupled to the fourth terminal of the loop
23 amplifier and a second terminal coupled to the collector terminal of the third [npn]
24 transistor;
- 25 j. a second current supply having a first terminal coupled to the emitter terminal of
26 the second [npn] transistor and to the emitter terminal of the third [npn] transistor
27 and a second terminal coupled to the ground potential;
- 28 k. a first common collector amplifier having a base terminal coupled to the second
29 terminal of the fifth resistor and to the collector terminal of the third [npn]
30 transistor, a collector terminal coupled to the fourth terminal of the loop amplifier,
31 and an emitter terminal coupled to a first mixer core LO input;
- 32 l. a third current supply having a first terminal coupled to the emitter terminal of the
33 first common collector amplifier and a second terminal coupled to the ground
34 potential;
- 35 m. a second common collector amplifier having a base terminal coupled to the
36 second terminal of the fourth resistor and to the collector terminal of the second
37 [npn] transistor, a collector terminal coupled to the fourth terminal of the loop
38 amplifier and an emitter terminal coupled to a second mixer core LO input; and
- 39 n. a fourth current supply having a first terminal coupled to the emitter terminal of
40 the second common collector amplifier and a second terminal coupled to the
41 ground potential;

42 and wherein the second tracking supply circuit portion comprises:

- 43 o. a third diode-connected transistor having a cathode terminal coupled to the ground
44 potential and an anode terminal;
- 45 p. a fourth diode-connected transistor having a cathode terminal coupled to the
46 anode terminal of the third diode connected transistor and an anode terminal;
- 47 q. a third resistor having a first terminal coupled to the anode terminal of the second
48 diode connected transistor and a second terminal;
- 49 r. a first current supply having a first terminal coupled to the second terminal of the
50 third resistor and a second terminal coupled to the supply potential;
- 51 s. a loop amplifier having a first terminal coupled to the second terminal of the third
52 resistor and to the first terminal of the first current supply, a second terminal
53 coupled to the supply potential, a third terminal coupled to the ground potential
54 and a fourth terminal;

- 55 t. a fourth resistor having a first terminal coupled to the fourth terminal of the loop
56 amplifier and a second terminal;
57 u. a second [npn] transistor having a collector terminal coupled to the second
58 terminal of the fourth resistor, a base terminal coupled to receive a first LO drive
59 signal and emitter terminal;
60 v. a third [npn] transistor having a base terminal coupled to receive a second LO
61 drive signal, an emitter terminal coupled to the emitter terminal of the second
62 [npn] transistor and a collector terminal;
63 w. a fifth resistor having a first terminal coupled to the fourth terminal of the loop
64 amplifier and a second terminal coupled to the collector terminal of the third [npn]
65 transistor;
66 x. a second current supply having a first terminal coupled to the emitter terminal of
67 the second [npn] transistor and to the emitter terminal of the third [npn] transistor
68 and a second terminal coupled to the ground potential;
69 y. a first common collector amplifier having a base terminal coupled to the second
70 terminal of the fifth resistor and to the collector terminal of the third [npn]
71 transistor, a collector terminal coupled to the fourth terminal of the loop amplifier,
72 and an emitter terminal coupled to a first mixer core LO input;
73 z. a third current supply having a first terminal coupled to the emitter terminal of the
74 first common collector amplifier and a second terminal coupled to the ground
75 potential;
76 aa. a second common collector amplifier having a base terminal coupled to the
77 second terminal of the fourth resistor and to the collector terminal of the second
78 [npn] transistor, a collector terminal coupled to the fourth terminal of the loop
79 amplifier and an emitter terminal coupled to a second mixer core LO input;
80 ab. a fourth current supply having a first terminal coupled to the emitter terminal of
81 the second common collector amplifier and a second terminal coupled to the
82 ground potential.

1 19.(Amended) A quadrature mixer as in Claim 15, wherein the low noise RF input circuit further
2 includes a tracking mixer bias current circuit, the tracking bias current circuit comprising:
3 a first resistor having a first terminal coupled to the supply potential and a second
4 terminal,

5 a first diode connected transistor having a anode terminal coupled to the second
6 terminal of the third resistor and a cathode terminal,
7 a second [npn] transistor having a collector terminal coupled to the cathode
8 terminal of the first diode connected transistor, an emitter terminal coupled to the ground
9 potential and a base terminal,
10 a loop amplifier having a first terminal coupled to the emitter terminal of the first
11 diode connected transistor and to the collector terminal of the second [npn] transistor, a second
12 terminal coupled to the second bias voltage and a third terminal,
13 a second resistor having a first terminal coupled to the base terminal of the second
14 [npn] transistor and a second terminal coupled to the second terminal of the loop amplifier and to
15 the second bias voltage,
16 a bandgap voltage supply having a first terminal coupled to the ground potential
17 and a second terminal coupled to the third terminal of the loop amplifier.

1 20.(Amended) A mixer circuit for generating an IF output responsive to an RF input and a LO
2 drive source, comprising:
3 a mixer core having a doubly balanced mixer including a first differentially coupled [npn]
4 transistor pair and a second differentially coupled [npn] transistor pair;
5 a single ended RF input circuit coupled to receive an RF signal, the RF circuit coupled to
6 the mixer core, the RF circuit including means for providing an input impedance, means for
7 splitting a phase of the RF signal, and means for decoupling noise from the RF signal to the
8 mixer core.
1 21.(Amended) A mixer circuit for generating an IF output responsive to an RF input and a LO
2 drive source, comprising:
3 a mixer core having a doubly balanced mixer including a first differentially coupled [npn]
4 transistor pair and a second differentially coupled [npn] transistor pair, the mixer core coupled to
5 receive a LO drive signal, the LO drive signal having a plurality of harmonics;
6 a low noise single ended RF input circuit coupled to the mixer core through a cascode
7 circuit, the low noise RF input circuit coupled to receive an RF input signal, wherein the cascode
8 circuit further isolates the RF input circuit from the LO drive signal and the plurality of

9 harmonics the RF circuit including means for providing an input impedance and means for
10 splitting a phase of the RF signal.

1 22. (New) The mixer circuit according to Claim 6 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair and the first input transistor are all
3 npn transistors.

1 23.(New) The mixer circuit according to Claim 6 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair and the first input transistor are all
3 pnp transistors.

1 24.(New) The mixer circuit according to Claim 6 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair and the first input transistor are all
3 MOSFET transistors.

1 25.(New) The mixer circuit according to Claim 6 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair and the first input transistor are all
3 MESFET transistors.

1 26. (New) The mixer circuit according to Claim 13 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair, the third differentially coupled
3 transistor pair, the fourth differentially coupled transistor pair and the first input transistor are all
4 npn transistors.

1 27.(New) The mixer circuit according to Claim 13 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair, the third differentially coupled
3 transistor pair, the fourth differentially coupled transistor pair and the first input transistor are all
4 pnp transistors.

1 28.(New) The mixer circuit according to Claim 13 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair, the third differentially coupled
3 transistor pair, the fourth differentially coupled transistor pair and the first input transistor are all
4 MOSFET transistors.

1 29.(New) The mixer circuit according to Claim 13 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair, the third differentially coupled
3 transistor pair, the fourth differentially coupled transistor pair and the first input transistor are all
4 MESFET transistors.

1 31. (New) The mixer circuit according to Claim 14 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair, the third differentially coupled
3 transistor pair, the fourth differentially coupled transistor pair and the first input transistor are all
4 npn transistors.

1 32.(New) The mixer circuit according to Claim 14 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair, the third differentially coupled
3 transistor pair, the fourth differentially coupled transistor pair and the first input transistor are all
4 pnp transistors.

1 33.(New) The mixer circuit according to Claim 14 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair, the third differentially coupled
3 transistor pair, the fourth differentially coupled transistor pair and the first input transistor are all
4 MOSFET transistors.

1 34.(New) The mixer circuit according to Claim 14 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair, the third differentially coupled
3 transistor pair, the fourth differentially coupled transistor pair and the first input transistor are all
4 MESFET transistors.

1 35. (New) The mixer circuit according to Claim 20 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair and the first input transistor are all
3 npn transistors.

1 36.(New) The mixer circuit according to Claim 20 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair and the first input transistor are all
3 pnp transistors.

1 37.(New) The mixer circuit according to Claim 20 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair and the first input transistor are all
3 MOSFET transistors.

1 38.(New) The mixer circuit according to Claim 20 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair and the first input transistor are all
3 MESFET transistors.

1 39. (New) The mixer circuit according to Claim 21 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair and the first input transistor are all
3 npn transistors.

1 40.(New) The mixer circuit according to Claim 21 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair and the first input transistor are all
3 pnp transistors.

1 41.(New) The mixer circuit according to Claim 21 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair and the first input transistor are all
3 MOSFET transistors.

1 42.(New) The mixer circuit according to Claim 21 wherein the first differentially coupled
2 transistor pair, the second differentially coupled transistor pair and the first input transistor are all
MESFET transistors.

PATENT
Attorney Docket No.: MLNR-08101

REMARKS

The Applicants respectfully request further examination and reconsideration in view of the above preliminary amendment. By this preliminary amendment applicants have amended claims 6-16 and 18-21, and added new claims 22-42. Accordingly, after the above preliminary amendment claims 1-42 are now pending.

Applicants respectfully submit that the claims, as amended, are now in a condition for allowance, and allowance at an early date would be appreciated. Should the Examiner have any questions or comments, they are encouraged to call the undersigned at (408) 530-9700 to discuss the same so that any outstanding issues can be expeditiously resolved.

Respectfully submitted,
HAVERSTOCK & OWENS LLP

Dated: 8 - 29 - 02

By: Thomas B. Haverstock

Thomas B. Haverstock
Reg. No.: 32,571
Attorneys for Applicants